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Abstract—This paper presents an ac–dc converter topology for
realization of power factor correction (PFC) voltage regulators for
applications where the mains frequency is high and a low input
current harmonic is required, e.g., in aircraft power systems. The
proposed converter represents a minimal configuration consisting
of two basic converters, which can be systematically derived from
a previously proposed general synthesis procedure for rectifierless
ac–dc converters. The proposed PFC converter has incorporated
a control method which drastically reduces the circulating power
and hence raises the efficiency to a level comparable to existing
PFC converters. The proposed PFC converter can completely elim-
inate any crossover distortion, which can be significant for supply
systems having a high mains frequency. In addition, the proposed
converter allows bidirectional energy flow ensuring all inductors
work in continuous conduction mode hence eliminating the distor-
tion due to the abrupt change of dynamic response when the oper-
ating mode changes. Analysis and design of the power and control
circuits will be given and discussed. An experimental system will
be presented for verification purposes.
Index Terms—AC–DC converter, airborne application, low dis-
tortion, power factor correction (PFC), rectifierless converter.
I. INTRODUCTION
THE AIM of power-factor-correction (PFC) converters is toreduce the input current harmonics and provide high power
factor to the ac mains supply. A bridge rectifier followed by a
boost converter operating at critical conduction mode or in con-
tinuous conduction mode under average current mode control
is being widely used for PFC applications because of its sim-
plicity [1], [2]. Researchers have revealed two major distortions
in boost type PFC configurations [3], [4].
1) It has been shown by Sun [3] that the use of the average
current mode control method and a filtering capacitor
placed after the input bridge rectifier for eliminating
high-frequency ripple current will introduce a leading
phase to the input current relative to the input mains. Near
the zero crossing point of the input ac voltage, the input
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Fig. 1. Crossover distortion.
current reverses in advance of the voltage due to the phase
lead, and the input bridge rectifier will be reverse biased
and cease to conduct current. This causes a step change
in the input current and gives rise to crossover distortion.
The significance of this distortion increases with the mains
frequency and can be very serious when the power system
operates at 400 Hz or above in airborne applications.
Fig. 1 shows the crossover distortion of input current of a
PFC caused by the phase lead of input current to the mains
voltage and the input bridge rectifier.
2) Another distortion is caused by the change of operating
mode of the boost inductor when the load and/or input
voltage is changed. The dynamics of the converter changes
abruptly, causing distortion to the input current. Although
critical conduction mode operation can alleviate the
problem, it is undesirable for high power applications
since the high ripple current flow in the inductor and
switches increases the conduction loss. Moreover, the
problem can be reduced by adding a special correction
factor to the input current sampling circuit [4], at the
expense of an increased complexity of the control circuits.
Fig. 2 shows the distortion at the change of operating
mode.
In this paper, we propose a PFC converter topology that
can eradicate the distortions described above. This topology
is derived from the general synthesis procedure for rectifier-
less ac–dc conversion topologies presented in Liu et al. [5].
It represents a minimal configuration consisting of only two
basic converters that can accomplish the required objectives
of PFC and voltage regulation. The basic idea is to use two
0885-8993/$20.00 © 2006 IEEE
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Fig. 2. Distortion due to mode change.
dc–dc converters to provide a dc stacking voltage to the ac
input voltage, thereby preventing polarity change of the input
voltage and hence eliminating the need for input rectifiers. The
specific converter configuration chosen for this application is
shown in Fig. 3(a). Also, the specific choice of constituent
dc–dc converters, as shown in Fig. 3(b), has been found to
give lowest voltage stress on the switches. Moreover, it has
been revealed [5] that this rectifierless topology suffers from
circulating power loss, which becomes significant when the
stacking voltage is large. Thus, in this paper, instead of using a
constant dc stacking voltage, we introduce a variable stacking
voltage, resulting in significant reduction of the circulating
power and loss.
A remark worth mentioning, before we describe details of
the circuit, is that the circuit looks a prima facie kind of four-
quadrant converter. However, we demonstrate in this paper how
such a circuit can be systematically decomposed into two basic
dc–dc converters, thus allowing suitable control strategies to be
more readily developed to satisfy any desired operation.
This paper is organized as follows. In Section II, we will re-
view the operation of the proposed circuit, and explain how cir-
culating power loss can be reduced in this circuit. In Section III
we will present experimental results verifying the operation of
the circuit and its ability of eliminating distortion at high line
frequency (400 Hz). Finally, Section IV gives the conclusion.
II. OPERATION ANALYSIS
The power conversion stage consists of two dc–dc bidirec-
tional converters, as shown in Fig. 3(b). DC–DC converters 1
and 2 are boost and buck converter according to the power flow
directions shown by the solid arrows. To realize the input rec-
tifierless ac–dc conversion, dc–dc converter 2 should provide a
stacking voltage to the mains Vi such that the input voltage
of dc–dc converter 1, , is always positive regardless of . To
satisfy this condition, the output voltage and must satisfy
for all (1)
where all symbols are defined in Fig. 3.
Fig. 3. Rectifierless ac–dc converter circuit: (a) general configuration [5] and
(b) specific circuit choice with the boost and buck converters realizing the two
constituent dc–dc converters.
This implies that must be greater than the amplitude of
the input ac voltage and the overall conversion is a step-up
operation. Since the conversion ratio of dc–dc converter 1 is
equal to 1 1 , the relationship between ,
and is given by
(2)
A. Reduction of Circulating Power
The topology used for PFC converter implementation has a
drawback in conversion efficiency due to circulation power. It
has been shown in [5] that the circulating power is equal to
4 times the output power when stacking voltage is
kept constant. This means that the minimum circulating power
flows around dc–dc converters 1 and 2 is 4 since must
be greater than . To reduce the circulating power, we propose
to add a time varying component, which is in anti-phase to ,
to the stacking voltage in order to provide “just enough”stackup
dc voltage during the negative cycle. It can be done by equating
the duty cycle of and , i.e., .
Under this condition, the stacking voltage as well as the
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output voltage and the input voltage to dc–dc converter 1 can




We can see that contains a time varying component ,
which is in antiphase to . In addition, (5) shows that is
always positive with and satisfies the basic requirement.
To derive the circulating power when the converter operates
for PFC, we can assume that the input current is controlled
to follow the shape of the mains with amplitude equal to
2 ,where is the overall efficiency of the con-
verter, i.e.,
(6)
Then, the circulating power is given by [5]
(7)
It can be seen that the minimum circulation power 2
1/2 can be achieved when is made close to . The circu-
lating power is reduced by a factor of 9.32 when compared with
4 .
Obviously, if is the efficiency of each constituent converter,
the total loss due to the circulating power is
loss (8)
Also, as power goes directly to the output through dc–dc con-
verter 1, the loss is
loss (9)
Hence, the overall efficiency is
loss loss
(10)
Alternatively, we can write
(11)
Fig. 4. Simplified schematic of the control circuit for power factor correction.
Current reference is derived from V . Output reference is derived from the am-
plitude of V .
which can be used to estimate the constituent converter effi-
ciency from the measured overall efficiency.
Remarks: From the foregoing discussion, the two converters
seem to be processing power redundantly, doubling the overall
converter size. However, using the proposed control of the
circulating power, the net increase in the power processed by
each converter is not significant. For instance, under the condi-
tions of an anti-phase stacking voltage and the afore-described
controlled output voltage, the maximum circulating power is
about 13.67% of . During the positive half cycle of the input
voltage, converter 1 processes an average power of 1.1367 ,
while converter 2 processes an average power of 0.1367 . By
symmetry, during the negative half cycle, converter 2 processes
an average power of 1.1367 while converter 1 processes an
average power of 0.1367 Therefore, each converter processes
0.6367 , and the whole converter thus processes an average
power of 1.2733 . The overall increase of the converter size
is not doubled, but only about 27.33%.
B. Control Circuit Realization for PFC
The simplified control circuit shown in Fig. 4 is used for the
PFC control. The input current error amplifier forces the input
current to follow the reference derived from . The reference
voltage for regulating the output voltage is made proportional
to the input voltage amplitude. This makes decrease with
and reduces the ratio at low ac voltage input which helps
to reduce circulation power derived in (7). The theoretical basis
of the control possibility has been discussed in [2],[6].
III. EXPERIMENTAL RESULTS
A PFC converter using the proposed topology has been built
for verification. The operating switching frequency is 50 kHz.
The output voltage was made to vary with the input mains am-
plitude as described in the previous section. The current sensing
has been implemented indirectly as shown in Fig. 5. Since the
input current is proportional to the differential voltage across
the sensing resistors and , it can be obtained using a
differential amplifier as shown in Fig. 5. All MOSFETs are
IRFB18N50. Also, the input filter takes the form of a standard
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TABLE I
EXPERIMENTAL RESULTS
Fig. 5. Experimental circuit showing input current sensor and input filter.
The current sensing circuit makes use of the property that the input current is
proportional to the differential voltage across R and R .
Fig. 6. Waveforms of V (Ch1), (t) (Ch2),V (ChA), and I (Ch4), for input
voltage 90 V (rms)and line frequency 50 Hz.
differential-mode filter, which consists of two 200 H inductors
and a 1 F capacitor.
Some test results are shown in Table I. From the results of
Test 1 and using (11), we can estimate the constituent converter
efficiency , i.e., 96.6%. We can check consistency with the
results of Test 2. Assuming 96.6% for Test 2 (without cir-
culating power control), we get the overall efficiency as 86.5%,
which agrees with the measured one. Test 3 repeats Test 2 with
a different set of input and output voltages.
Fig. 6 shows the operating waveforms of , and .
We can see that is in anti-phase to and its magnitude
Fig. 7. {Waveforms of V (Ch1), (t) (Ch2), V (ChA), and I (Ch4), for input
voltage 90 V (rms) and line frequency 400 Hz.
Fig. 8. Waveforms of V (Ch1), (t) (Ch2),V (ChA) and I (Ch4), for input
voltage 230 V (rms) and line frequency 400 Hz.
reduces when is positive in order to reduce the circulation
power.
Figs. 7 and 8 show the operating waveforms at 400-Hz mains
frequency and no significant distortion has been found. Fig. 9 is
the blow-up waveforms of and , and no crossover distortion
has been observed even when a noticeable phase lead of the
input current due to the input filter is present at 230-V, 400-Hz
input.
Fig. 10 show the operating duty cycle at different values (0 V
and 300 V) of . The calculated (using (3)) and the measured
duty cycles are in perfect agreement. At 0 the calculated
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Fig. 9. Close-up view of waveforms ofV (ChA) and I (Ch4), for input voltage
230 V (rms) and line frequency 400 Hz.
Fig. 10. Waveforms ofV (ChA) and D(t) (Ch3) at (a) zero crossing point and
(b) input voltage 300 V.
and measured duty cycle are 0.5 and 0.499 while at 300 V
the calculated and measured duty cycle are 0.105 and 0.119,
respectively.
IV. CONCLUSION
An input rectifierless PFC converter with low input current
distortion has been proposed and verified experimentally. It
eradicates the crossover distortion due to the input rectifier
and the phase lead of input current introduced by the filter and
control circuits in conventional PFC converters, which is a sig-
nificant problem at high mains frequencies. No distortion due
to mode changing has been found since the converter allows
bidirectional energy flow and all inductors work at continuous
conduction mode at all times. An important design feature of
this converter is that a control circuit has been designed to
reduce the circulation power and provide higher conversion
efficiency. This makes the proposed PFC converter suitable for
airborne power systems requiring low input current harmonics
with a relatively high mains frequency. Possible future work
may proceed along the idea of rectifierless configurations [7]
as well as other practical design tradeoff considerations [8].
Finally, it should be pointed out that the two-converter config-
uration described in this paper represents a minimal converter
configuration that can be used to emulate any input impedance,
not limited to pure resistance [9].
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